SOFTWARE DESIGN AND IMPLEMENTATION FOR HIERARCHICAL PARALLEL ARCHITECTURES
TRACK NUMBER 1400

DAVID LITTLEWOOD∗, HENRY TUFO† AND HIROSHI OKUDA‡

∗ Sandia National Laboratories
PO Box 5800, MS 1322
Albuquerque, NM, 87185, USA
djlittl@sandia.gov
www.sandia.gov

† University of Colorado at Boulder
1111 Engineering Drive
ECOT 527, 430 UCB
Boulder, CO, 80309, USA
tufo@colorado.edu
www.colorado.edu

‡ The University of Tokyo
Dept. of Human and Engineered Environmental Studies
5-1-5 Kashiwanoha, Kashiwa, Chiba 277-8563, Japan
okuda@k.u-tokyo.ac.jp
http://www.k.u-tokyo.ac.jp/pros-e/person/hiroshi_okuda/hiroshi_okuda.html
http://www.multi.k.u-tokyo.ac.jp/PostK-8E/index.en.html

Key words: High-Performance Computing, Parallel Computing, Hierarchical Architectures, Software Engineering

ABSTRACT

The emergence of computing platforms characterized by hierarchical parallelism is transforming computational simulation. To run effectively at scale in the presence of on-node accelerators, codes must negotiate massive parallelism, data locality, and hardware resilience, among other concerns. This minisymposium focuses on the design and implementation of engineering mechanics applications and related computational / communication kernels on next-generation supercomputing platforms, in particular approaches that replace or complement the traditional MPI programming model. Examples include strategies for performance portability across disparate hardware architectures, algorithmic advances for solvers, load balancing, and asynchronous tasking.